|
CLI and STI are privileged. Back to your original question, a hyper-threading processor with appropriately constructed cache mechanisms could be built so that an interrupt would "switch" to a different cache and thus not invalidate the "normal" cache. A cursory inspection around the Google Tree last night revealed no definitive answer.
|